A new mismatch insensitive 1.5-bit multiplying digital -analogue converter (MDAC) is proposed. This circuit samples the input in closed-loop form using the opamp in non-inverting configuration; hence, only the parasitic input capacitance loads the previous stage. This technique uses a fully-differential four-input OTA instead of two single-ended two-input OTAs to further improve power consumption and matching.
Introduction: Capacitive mismatch is one of the most important challenges in design of high-resolution analogue-to-digital converters. In particular, mismatch causes differential and integral nonlinearity in pipelined ADCs owing to inaccurate function of the multiplying DAC (MDAC) in the gain stages. Various methods have been proposed to alleviate this issue [1] [2] [3] [4] . Some of them only address the gain error of the input signal, while the gain error still exists for the reference voltage [2, 3] . This Letter proposes a technique that significantly reduces the effect of mismatch in both input and reference signal paths in the pipelined ADC gain stages without considerable speed penalty.
Proposed 1.5-bit MDAC with reduced mismatch sensitivity: The proposed method and the timing of three operating phases are illustrated in Fig. 1 . In phase w 0 , the input and output nodes of OTA are reset to the common-mode (CM) voltage, while C 2 is discharged to zero volts and C 1 is charged to V r , where V r is the appropriate reference voltage, þV ref , 0 or 2V ref , associated with the output of the sub-ADC. V in should be ready before the hold phase of the previous stage. This can be easily achieved by utilising extra circuitry such as in [5] . It is worth mentioning that, for generation of V r , a large amount of error can be tolerated by using digital error correction (DEC) in 1.5-bit/ stage architecture. In phase w 1 , the input signal is applied to the noninverting input of the OTA, thus sampled by C 1 . Hence, only the input parasitic capacitance of the OTA loads the previous stage, resulting in the reduction in power consumption. Assuming no settling error due to the finite bandwidth of the opamp, the output voltage at the end of w 1 is:
Here, C ip,w1 is equal to C bp1 þ C tp2 , while C bp1 is the parasitic bottomplate capacitance of C 1 and C tp2 is the parasitic top-plate capacitance of C 2 , as shown in Fig. 1b . V OS and A w1 are the input-referred offset voltage and the low-frequency gain of the opamp, respectively. During w 2 , C 1 and C 2 are replaced as shown in Fig. 1c . Neglecting the settling error, the final output voltage is given by:
where C ip,w2 ¼ C tp2 . Since an estimation of the output voltage is generated in w 1 , the voltage swing and consequently the slewing of the OTA is dramatically reduced during w 2 . As (2) implies, the reference voltage appears without any gain error in the final output voltage. More importantly, the gain error of the input signal can be reduced if C ip,w2 is equal to C ip,w1 . To make the parasitic capacitances equal, a compensation technique is devised, as explained in the following Section.
Compensation of parasitic capacitances:
The complete fully-differential representation of the proposed technique is shown in Fig. 2 . The compensation scheme consists of capacitors C 3 and C 4 equal to other feedback capacitors, and their adjacent switches as indicated by dashed lines in Fig. 2 . Considering only the upper half circuit, C 3 is discharged to zero during w 0 . Then, in w 1 both plates of C 3 are connected to V inþ , hence only the top/bottom parasitic capacitances load the previous stage. During w 2 , C 3 is connected between the input of the OTA and CM voltage, removing the gain error at the cost of decreased feedback factor. The modified output voltage is:
Here, C bp3,4 is the bottom-plate parasitic capacitance of C 3,4 , which is nominally equal to C bp1 in Fig. 1b . The only remaining gain error is due to the mismatch between parasitic capacitances normalised to C 1 value, which is much smaller than the normalised mismatch of C 1 and C 2 . it is always equal to V CM . This issue is solved by using the four-input OTA shown in Fig. 3 . During w 0 the two inputs, V inþ and V in2 , are compared. If V inþ is larger than V in2 , the output w cmp goes high, hence the NMOS input pair of the OTA is sampling V inþ , while the PMOS input pair is sampling V in2 , and vice versa. As a result, the same parasitic capacitance is seen from the input of the OTA.
V ba Fig. 3 Utilised four-input boosted folded-cascode OTA with one pair of NMOS and one pair of PMOS inputs
The important specifications of the proposed MDAC are compared with the conventional MDAC in Table 1 . The reference gain error is completely removed, and the input gain error is decreased proportional to the C bp /C ratio. Although the feedback factor is 1/3 in w 2 owing to the parasitic compensation method, the decreased swing of the output voltage in this phase relaxes the bandwidth requirement of the OTA. 
Implementation and proof of concept: To validate the proposed method a 1.5-bit MDAC has been designed and simulated using HSPICE in a 0.18 mm 1P6M CMOS process with MIM capacitors. The supply voltage is set to the nominal 1.8 V with 1 V reference voltage. The sensitivity of the circuit to capacitive mismatch is tested for a values of 10 and 1%, and b values of 5 and 0.5%, where a and b are the relative bottom-plate and top-plate parasitic capacitances, respectively. The results for 50 Monte Carlo iterations are shown in Fig. 4 . As expected, even for the largest a and b, the proposed method achieves almost seven times better accuracy compared to the conventional structure. 
